

block 800 immediately deactivates the selection signal Rough_lock_flag that controls the shift multiplexer to thereby make the careful delay controller 410 not be used.

Paragraph beginning at page 15, line 10:

As described above, in a delay locked loop of a semiconductor memory device in accordance with the present invention, by using different circuits depending on whether the locking is completed or not, i.e., using the careful delay controller when the locking is accomplished and not using the careful delay controller when the locking is not completed, it is possible to obtain a short locking time when the locking is not accomplished and to reduce an incorrect locking determination due to noise by using the careful delay controller when the locking is done.

IN THE CLAIMS:

Please amend claims 1-6 as follows:

- 1 1. (Amended) A delay locked loop for use in a semiconductor
- 2 memory device, comprising:
- 3 a controllable delay chain means for controlling a delay time of a clock
- 4 signal coupled thereto;
- 5 a comparison means for comparing a reference clock signal with a delayed
- 6 clock signal generated from the controllable delay chain means and detecting a need for
- 7 an increase or decrease of the delay time; and
- 8 an instant locking delay control means for detecting whether a locking
- 9 between the reference clock signal and the delayed clock signal is accomplished,
- 10 wherein, when the locking is accomplished, the instant locking delay
- 11 control means is operated to compensate for noise detected by the comparison means and
- 12 to control the controllable delay chain means, and
- 13 wherein, when the locking is not accomplished, the instant locking delay
- 14 control means is not operated to compensate for noise and the output signals generated by
- 15 the comparison means are used to directly control the controllable delay chain means.

1 2. (Amended) The delay locked loop of claim 1, wherein the instant
2 locking delay control means includes:
3 a delay controller for counting a number of times the output signal of the
4 comparison means is activated and generating a signal requesting an increase or decrease
5 of the delay time if the counted number is larger than a predetermined value;
6 a locking detector for detecting, in response to the reference clock signal
7 and the delayed clock signal, whether the locking is accomplished and generating a
8 selection signal representing whether the locking is accomplished; and
9 a shift multiplexer for selectively outputting one of the output signal of the
10 comparison means and the output signal of the delay controller in response to the
11 selection signal, thereby controlling the controllable delay chain means.

Amix
1 3. The delay locked loop of claim 2, wherein the locking detector
2 comprises:
3 a first delay unit for delaying the delayed clock signal by a predetermined
4 time to thereby generate a delayed output signal;
5 a second delay unit for delaying the reference clock signal by a preset time
6 to thereby produce a delayed reference clock signal;
7 a first determination unit for determining, in response to the reference
8 clock signal and the delayed output signal, whether the delayed output signal is slower
9 than the reference clock signal;
10 a second determination unit for deciding, in response to the delayed clock
11 signal and the delayed reference clock signal, whether the delayed reference clock signal
12 is slower than the delayed clock signal; and
13 a logic unit for generating the selection signal based on output signals of
14 the first and the second determination units.

1 4. The delay locked loop of claim 3, wherein the locking detector
2 further comprises an output unit for delaying, in response to the reference clock signal, an

3 output signal of the logic unit when the locking is accomplished, to thereby control the
4 shift multiplexer.

1 5. The delay locked loop of claim 4, wherein the output unit
2 comprises:

3 a plurality of shift registers configured to shift the output signal of the
4 logic unit and to be reset;

5 a NAND gate for performing a negative AND operation for shifted values
6 of the plurality of shift registers;

7 and an inverter for producing the selection signal by inverting an output of
8 the NAND gate.

1 6. The delay locked loop of claim 4, wherein the output unit
2 comprises:

3 a plurality of shift registers configured to receive the output signal of the
4 logic unit as their reset signal and to shift a high data value input to a first of the registers;
5 and

6 an output means for generating a data value output from the last one of the
7 shift registers as the selection signal.

[Please add claims 7-18 as follows:

1 7. (New) In a delay locked loop, a delay control circuit for generating
2 a control signal for causing an increase or decrease in a delay time of a delayed clock
3 signal, comprising:

4 a time-offset detector coupled to the delayed clock signal and a reference
5 clock signal and configured to generate a first adjustment signal indicating a need for an
6 increase or decrease of the delay time;

7 a delay controller coupled to the first adjustment signal and configured to
8 generate a second adjustment signal by applying noise compensation to the first
9 adjustment signal;

10 a locking detector coupled to the delayed clock signal and the reference
11 signal and configured to assert a lock signal when a locking condition is satisfied; and
12 a selector configured to provide one of the first and second adjustment
13 signals as the control signal in response to the lock signal.

1 8. (New) The delay control circuit of claim 7, wherein the selector
2 comprises a shift multiplexer having first and second input terminals coupled to receive
3 the first and second adjustment signals respectively, and a control terminal coupled to
4 receive the lock signal.

1 9. (New) The delay control circuit of claim 7, wherein the locking
2 detector comprises:
3 a first delay unit configured to further delay the delayed clock signal;
4 a second delay unit configured to delay the reference clock signal;
5 a first time-offset detector coupled to receive the reference clock signal
6 and an output signal of the first delay unit and configured to assert a first flag signal when
7 the output of the first delay unit arrives after the reference clock signal;
8 a second time-offset detector coupled to receive the delayed clock signal
9 and an output signal of the second delay unit and configured to assert a second flag signal
10 when the output of the second delay unit arrives after the delayed clock signal; and
11 a delay logic block coupled to receive the first and second flag signals and
12 to assert a third flag signal when both the first and second flag signals are asserted, the
13 third flag signal indicating whether the locking condition is achieved.

1 10. (New) The delay control circuit of claim 9, wherein the first time-
2 offset detector comprises:
3 a first latch configured to detect falling edges of the reference clock signal
4 and the output signal of the first delay unit;
5 a second latch having input terminals coupled to respective output
6 terminals of the first latch and an enable terminal;

10
A cm

7 a pulse generator, responsive to the reference clock signal, having an
8 output terminal coupled to the enable terminal of the second latch; and
9 a third latch having input terminals coupled to respective output terminals
10 of the second latch and an output terminal that provides the first flag signal.

1 11. (New) The delay control circuit of claim 9, wherein the delay logic
2 block comprises:
3 a first inverter configured to invert the first flag signal;
4 a NAND gate having a first input terminal coupled to receive the inverted
5 first flag signal, a second input terminal coupled to receive the second flag signal, and an
6 output terminal; and
7 a second inverter having an input terminal coupled to the output terminal
8 of the NAND gate and an output terminal that provides the third flag signal.

1 12. (New) The delay control circuit of claim 9, wherein the locking
2 detector further comprises an output generator coupled to receive the third flag signal and
3 to delay transmission of a locked state of the third flag signal while not delaying
4 transmission of an unlocked state of the third flag signal.

1 13. (New) The delay control circuit of claim 12, wherein the output
2 block comprises:
3 a plurality of serially coupled shift registers, each having a control
4 terminal coupled to receive the reference clock signal, a reset terminal, a data input
5 terminal, and an output terminal, the data input terminal of a first shift register in the
6 plurality of shift registers being coupled to receive the third flag signal; and
7 a NAND gate having a respective input terminal coupled to the output
8 terminal of each of the plurality of shift registers, the NAND gate causing the locked state
9 of the third flag signal to be transmitted only when the locked state is shifted through all
10 of the plurality of shift registers.

1 14. (New) The delay control circuit of claim 12, wherein the output
2 block comprises:
3 a plurality of serially coupled shift registers, each having a control
4 terminal coupled to receive the reference clock signal, a reset terminal coupled to receive
5 the third flag signal, a data input terminal, and a data output terminal, the data input
6 terminal of a first shift register in the plurality of shift registers having its data terminal
7 coupled to receive a logic high signal,
8 wherein the unlocked state of the third flag signal causes each of the
9 plurality of shift registers to be reset.

*10
A cmt*
1 15. (New) In a delay locked loop circuit having a delay chain, a
2 method of providing a delay adjustment signal for controlling a delay time, comprising:
3 comparing a delayed clock signal generated by the delayed chain to a
4 reference signal, thereby generating a first adjustment signal;
5 applying a noise-compensating condition to the first adjustment signal,
6 thereby generating a second adjustment signal;
7 comparing the delayed clock signal and the reference signal, thereby
8 generating a locking signal;
9 when the locking signal is in a locked state, selecting the second
10 adjustment signal as the delay adjustment signal; and
11 when the locking signal is in an unlocked state selecting the first
12 adjustment signal as the delay adjustment signal.

1 16. (New) The method of claim 15, wherein applying a noise-
2 compensating condition to the first adjustment signal comprises:
3 counting a number of occurrences of the first adjustment signal; and
4 generating the second adjustment signal when the number of occurrences
5 exceeds a predetermined threshold.

10
Amend

1 17. (New) The method of claim 15, wherein comparing the delayed
2 clock signal and the reference signal comprises:
3 delaying the reference signal by a predetermined time;
4 comparing the delayed clock signal to the delayed reference signal;
5 generating a first flag signal when the delayed clock signal arrives later
6 than the reference clock signal;
7 delaying the delayed clock signal by a predetermined time, thereby
8 producing a second delayed clock signal;
9 comparing the reference signal to the second delayed clock signal;
10 generating a second flag signal when the reference signal arrives later than
11 the delayed clock signal; and
12 generating the locking signal based on the first and second flag signals.

1 18. (New) The method of claim 15, further comprising:
2 delaying for a predetermined time a transition of the locking signal to a
3 locked state, while not delaying a transition of the locking signal to an unlocked state.

IN THE DRAWINGS:

Submitted herewith is one amended drawing sheet on which proposed amendments to Fig. 4 have been indicated in red ink. It is respectfully submitted that no new matter has been added.

27

Q